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Abstract
With the computerization of most daily-life human amenities such as home appliances, the
software in a real-time embedded system now accounts for as much as 70% of a system
design. On one hand, this increase in software has made embedded systems more acces-
sible and easy to use, while on the other hand, it has also necessitated further research
on how a complex, real-time, embedded software can be designed automatically and cor-
rectly. Enhancing recent advances in this research, we propose a Time-Memory Scheduling
(TMS) method for formally synthesizing and automatically generating code for real-time
embedded software, using the Colored Time Petri Nets model. Our method extends pre-
vious work in three ways: (1) by allowing the specification of temporal constraints in the
system description to model real-time behaviors of software, (2) by allowing the specifi-
cation of colored tokens in the system description to model different memory usages by
data-types, and (3) by proposing an extended algorithm to schedule the enhanced system
model and generate static code. A real-time embedded software, which is specified by a
set of CTPN, is scheduled using TMS such that the schedules satisfy limited embedded
memory requirements and all real-time and task precedence constraints. Finally, a portable
embedded software program is generated in the C programming language using the valid
TMS schedules. The proposed method was implemented in Java so that it can be installed
in design prototypes for on-line code change in order to satisfy the dynamic needs of users.
Through a real-world example on the ATM Virtual Private Network server, we illustrate
the feasibility and advantages of the proposed TMS method for synthesizing embedded
real-time software.
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1 Introduction
With advances in electronic technology, it is now possible to embed a microproces-
sor in almost any electric appliance such as home appliances, internet appliances,
personal assistants, wearable computers, telecommunication gadgets, and trans-
portation facilities. Consequently, the number of embedded systems that a man
encounters in a typical day of his or her life has increased dramatically from a
few tens in the past to the order of hundreds in the recent few years. Moreover,
once an embedded system interacts with a human, there are temporal expectations
on its behavior, which may be a soft constraint (such as multimedia servers) or a
hard one (such as the braking system in a vehicle). Nowadays, most embedded
systems are also real-time systems, thus their design must also satisfy all real-time
requirements. With this motivation, we propose a time-memory scheduling method
to formally synthesize and automatically generate code for a real-time embedded
system.
A real-time embedded system is a computation unit, installed in a larger system
called environment, such that it helps the environment accomplish some dedicated
set of tasks with temporal and spatial constraints. In general, an embedded sys-
tem has both hardware and software parts. Hardware is fabricated as one or more
ASICs, ASIPs, or PLDs. Software is executed on one or more microprocessors,
with or without an operating system. Real-time embedded software (RTES) is a
piece of program code that must: (1) satisfy real-time constraints such as response
time, deadlines, and periods, and (2) execute within a specified size of memory
space. RTES communicates with the embedded hardware either through an inter-
face or through direct connections.
Following the above definition, there are two main issues in the design of RTES:
 Bounded Memory Execution: A processor cannot have infinite amount of mem-
ory space for the execution of any software process. This fact is even more
emphasized in an embedded system, which generally has only a few hundreds of
kilobytes memory installed.
 Real-Time Constraints: A processor may have to execute several concurrent
tasks with precedence and temporal constraints. Thus, an RTES is generally
composed of several concurrent, real-time, computation tasks.
In solution to the above two issues, a synthesis method for RTES must generate
program code that can be executed in a bounded amount of memory, while satisfy-
ing all given real-time constraints. The proposed solution consists of the following
two steps:
 Time-Memory Scheduling: A partial reachability tree is computed such that all
computations that violate either temporal or spatial constraints are pruned from
the tree. The resulting tree guarantees that, for all possible outcomes in a non-
deterministic data-dependent execution choice, the memory utilized for compu-
tation is always within limits and the execution of the software is periodic, that
is, it always returns to its initial state within its deadline constraints.
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 Code Generation: The tree obtained after TMS represents a feasible computation
of a system and code can be generated for the schedule through a direct mapping
translation.
In this work, a formal synthesis method based on Colored Time Petri Nets
(CTPN) is proposed, which employs Time-Memory Scheduling (TMS) for satisfy-
ing limited embedded memory restrictions and hard real-time constraints. Software
code is then generated from TMS schedules. The number of tasks in the software
code is minimized to improve efficiency and code-size. Finally, an application ex-
ample illustrates the feasibility and benefits of our proposed method.
This article is organized as follows. Section 2 gives some previous work related
to RTES synthesis. Section 3 formulates, models, and solves the RTES synthesis
problem. Section 4 illustrates the proposed problem solution through an application
example. Section 5 concludes the article giving some future work.
2 Previous Work
Currently, software synthesis is a hot topic of research in the field of hardware-
software codesign of embedded systems [10]. Previously, a large effort was di-
rected towards hardware synthesis and comparatively little attention paid to soft-
ware synthesis. Partial software synthesis was mainly carried out for communica-
tion protocols [18], plant controllers [17], and real-time schedulers [1] because they
generally exhibited regular behaviors. Only recently has there been some work on
automatically generating software code for embedded systems [2,16,20,22]. Ex-
cept for MetaH from Honeywell, no other automatic software synthesis method is
available for concurrent embedded real-time software. In the following, we will
briefly survey the existing works on the synthesis of non real-time software, on
which our work is based.
Lin [16] proposed an algorithm that generates a software program from a con-
current process specification through intermediate Petri-Net representation. This
approach is based on the assumption that the Petri-Nets are safe, i.e., buffers can
store at most one data unit, which implies that it is always schedulable. The pro-
posed method applies quasi-static scheduling to a set of safe Petri-Nets to produce
a set of corresponding state machines, which are then mapped syntactically to the
final software code. Later, Zhu and Lin [22] proposed a compositional version
of the synthesis method that reduced the generated code size and was thus more
efficient.
A quasi-static scheduling algorithm was proposed by Sgroi et al. for a class of
Petri nets called Free-Choice Petri Nets (FCPN) [20]. A necessary and sufficient
condition was given for a set of FCPNs to be schedulable. Schedulability was first
checked for a FCPN and then a valid schedule generated by decomposing a FCPN
into a set of Conflict-Free (CF) components, which were then individually and
statically scheduled. Code was finally generated from the valid schedules. Based
on FCPN, Hsiung proposed an extended scheduling method that incorporated real-
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time constraints into the synthesis procedure such that code could be generated for
hard real-time embedded systems [14]. It was later modified to synthesize code for
soft real-time embedded systems [15]. Both methods were still restricted by the
Free-Choice constraint on the system description model.
Cortadella et al. [7] proposed a reachability graph algorithm for a more general
class of Petri nets, which allowed unbounded FIFO channels between two multi-
rate communicating processes and synchronization-dependent control on multiple
ports. The input consisted of FlowC sources and the output was scheduled embed-
ded software code. No timing constraints were considered in the proposed algo-
rithm.
Balarin et al. [2] proposed a software synthesis procedure for reactive embedded
systems in the Codesign Finite State Machine (CFSM) [3] framework with the
POLIS hardware-software codesign tool [3]. This work cannot be easily extended
to other more general frameworks.
Besides synthesis of software, there are also some recent work on the verifica-
tion of software in an embedded system such as the Schedule-Verify-Map method
[11], the linear hybrid automata techniques [9,12], and the mapping strategy [8].
Recently, system parameters have also been taken into consideration for software
synthesis [13].
Among the above related software synthesis work, either they have not consid-
ered real-time constraints in their system model for embedded software synthesis
or their model was restricted in some way so that not all systems could be syn-
thesized. In contrast, our work focuses on how scheduled program code may be
generated for real-time embedded software without any model restrictions.
3 Real-Time Embedded Software Synthesis
A formal synthesis method for real-time embedded software is presented in this
section. Its basic features are that the software code generated by the proposed
synthesis method executes in bounded memory and satisfies all user-given real-
time constraints. Before going into the details of this method, the system model
and related terminologies are presented first.
A real-time embedded software is specified as a set of Colored Time Petri Nets
(CTPN), which are a combination of Colored Petri Nets (CPN) [19] and Time Petri
Nets (TPN) [4,5]. As mentioned in Section 2, several variations of Petri nets (PN)
were used for the synthesis of embedded software [7,16,20], but somehow neither
the modeling of memory usages nor that of timing constraints were allowed explic-
itly by those models. Hence, we propose to use CTPN, which allows an explicit
modeling of both memory usages and timing constraints.
In the rest of this section, we first define CTPN, give a system model, its se-
mantics, and its scheduling. Then, we formulate our target problem. Finally, we
describe our proposed synthesis algorithm, along with code generation.
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Fig. 1. A Colored Time Petri Net
3.1 System Model
A real-time embedded system is modeled as a set of Colored Time Petri Nets
(CTPN), which is defined as follows.
Definition 3.1 Colored Time Petri Nets (CTPN)
A Colored Time Petri Net is a 6-tuple (P; T; C; ;M
0
; ), where:

P is a finite set of places,

T is a finite set of transitions, P [ T 6= ;, and P \ T = ;,

C is a set of colors, which is a property associated with each token,

 : (P  T ) [ (T  P ) ! 2
NC is a weighted flow relation between places
and transitions, represented by arcs, such that each arc is associated with a set of
integer-color pairs f(k; c) j k 2 N ; c 2 Cg, where N is the set of non-negative
integers,

M
0
: P ! 2
NC is the initial marking (assignment of colored tokens to places),
and

 : T ! N

 (N

[1), i.e., (t) = (; ), where t 2 T ,  is the earliest firing
time (EFT), and  is latest firing time (LFT). We will use the abbreviations 

(t)
and 

(t) to denote EFT and LFT, respectively. k
Graphically, a CTPN can be depicted as shown in Fig. 1, where circles represent
places, vertical bars represent transitions, arrows represent arcs, dots represent to-
kens, different shadings of dots represent different colors, and sets of integer-color
pairs labeled over arcs represent the weights as defined by . Here, (x; y) 6= ;
implies there is an arc from x to y with a weight of (x; y), where x and y can be a
place or a transition. Both conflicts and confusions are allowed in a CTPN. A con-
flict occurs when there is a token in a place with more than one outgoing arc such
that only one enabled transition can fire, thus consuming the token and disabling
all other transitions. For example, ft
2
; t
3
g and ft
3
; t
4
g are pairs of conflicting tran-
sitions in Fig. 1. A confusion is a result of the coexistence of both concurrency and
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conflict at the same transition. For example, there is a confusion at transition t
2
and
also at t
3
in Fig. 1.
Semantically, the behavior of a CTPN is given by a sequence of markings,
where a marking is an assignment of colored tokens to places. Starting from an
initial marking M
0
, a CTPN may transit to another marking through the firing of an
enabled transition and re-assignment of tokens. A transition is said to be enabled
when all its input places have the required number of colored tokens for the required
amount of time, where the required number of colored tokens is the weight as
defined by the flow relation  and the required amount of time is the earliest firing
time  as defined by  . An enabled transition need not necessarily fire. But upon
firing, the required number of tokens are removed from all the input places and
the specified number of tokens are placed in the output places, where the specified
number of colored tokens is that specified by the flow relation  on the outgoing
arcs from the transition. An enabled transition may not fire later than its latest firing
time .
To formalize the above semantics description with notations, we give the fol-
lowing basic definitions. A set of integer-color pairs is defined as f(n; c) j n 2
N ; c 2 Cg, where N is the set of non-negative integers and C is a set of colors. If
NC andNC 0 are two sets of integer-color pairs, then we sayNC 0  NC iff k0  k
for all (k0; c) 2 NC 0, (k; c) 2 NC, and k0 > 0. Intuitively, this means for each
type of color the number of tokens of that color in NC 0 is not greater than that in
NC. Further, for NC 0  NC, we can also define their difference NC  NC 0 as a
set NC 00 of integer-color pairs f(k00; c) j k00 = k k0; 8(k; c) 2 NC; (k0; c) 2 NC 0,
and k0  kg. Similarly, sum can also be defined for two sets of integer-color pairs.
Formally, a marking is a vector M = hNC
1
; NC
2
; : : : ; NC
jP j
i, where NC
i

N  C is a set of integer-color pairs, representing the non-negative number of col-
ored tokens in place p
i
2 P . Associated with each marking M , there are two
attributes: (1) a time-stamp  (M), and (2) a memory-usage (M). A time-stamp
 (M) is defined as the time elapsed for a CTPN to change from the initial marking
M
0
to the marking M . Here,  (M
0
) = 0. A memory-usage (M) is defined as the
amount of memory used by a CTPN when it is in the marking M .
A transition t is said to be enabled at time  in a marking M with time-stamp
 (M) if the following conditions hold: (1) (p
k
; t)  NC
k
, for all (p
k
; t) 6= ;
and k 2 f1; : : : ; jP jg, and (2)   (M)  

(t). When a transition t fires in some
markingM , the state of a CTPN changes to a new markingM 0 = hNC 0
1
; NC
0
2
; : : : ;
NC
0
jP j
i, where NC 0
k
= NC
k
  (p
k
; t) + (t; p
k
) for all k 2 f1; : : : ; jP jg. The
firing of a transition t at time  in a marking M with time-stamp  (M) is called a
valid firing if it satisfies the following two properties:
 Transition Deadline: 

(t)     (M)  

(t), and
 Memory Constraint: (M 0)  
max
, where M 0 is the marking obtained by firing
t in M and 
max
is a user-specified maximum amount of memory available in a
real-time embedded system.
Some properties of Petri Nets (PN) can be defined as follows. Reachability:
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a marking M 0 is reachable from a marking M if there exists a firing sequence
 starting at marking M and finishing at M 0. Boundedness: a PN is said to be
k-bounded if the number of tokens in every place of a reachable marking does
not exceed a finite number k. A safe PN is 1-bounded. Deadlock-free: a PN is
deadlock-free if there is at least one enabled transition in every reachable marking.
Liveness: a PN is live if for every reachable marking and every transition t it is
possible to reach a marking that enables t.
3.2 Problem Formulation
A user specifies the requirements for the design of a real-time embedded software
by a set of CTPNs and an upper bound on memory use, which can be defined
formally as follows.
Definition 3.2 Real-Time Embedded Software (RTES)
A real-time embedded software system S is defined as a set of CTPNs fA
1
; A
2
; : : : ;
A
n
g, where A
i
= (P
i
; T
i
; C; 
i
;M
0i
; 
i
), along with an integer 
max
representing
the maximum amount of memory available in the system.
The problem we are trying to solve here is to find a construction method by
which a set of CTPNs can be made feasible to execute as a software code, running
under given limited memory space and satisfying all given real-time constraints
such as the earliest and latest firing times on each transition, system period, and
system deadline. The following is a formal definition of the RTES synthesis prob-
lem.
Definition 3.3 RTES Synthesis
Given the specification of a real-time embedded software system S modeled by a
set of CTPNs fA
1
; A
2
; : : : ; A
n
g, where A
i
= (P
i
; T
i
; C; 
i
;M
0i
; 
i
), and an upper-
bound 
max
on memory use, and given a set of real-time constraints such as system
period and deadline for each CTPN, a software code is to be generated such that
(1) it can be executed on a single processor, (2) it uses memory less than or equal
to the upper-bound 
max
, and (3) it satisfies all the transition EFT and LFT and the
set of real-time constraints.
3.3 Synthesis Algorithm
Before going into the details of the synthesis algorithm, some basic concepts and
definitions are required and described as follows. Given a CTPN, we define choice
sets and exclusion sets to ensure full coverage of all transitions in a final feasible
schedule of the full CTPN.
Definition 3.4 Choice Set
Given a CTPNA
i
= (P
i
; T
i
; C; 
i
;M
0i
; 
i
), a set of transitionsH = ft
0
; t
1
; : : : ; t
m
g
 T
i
is called a choice set if there exists a place p 2 P
i
such that there are arcs con-
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necting p with each of the transitions in H and with none in T
i
nH . Notationally,
9p 2 P
i
, (p; t
k
) 6= ; for all k 2 f0; 1; : : : ; mg and (p; t0) = ; for all t0 2 T
i
nH .
Conflicting transitions as mentioned in Section 3.1 are a special case of a choice
set because sets of conflicting transitions are disjoint. However, choice sets are not
necessarily disjoint since a transition may belong to two or more choice sets. For
example, a synchronization transition between two places, each of which has a set
of more than one outgoing transitions, belong to two choice sets. When we merge
all non-disjoint choice sets into one set of transitions, it is called an exclusion set,
which is formally defined as follows.
Definition 3.5 Exclusion Set
Given a CTPNA
i
= (P
i
; T
i
; C; 
i
;M
0i
; 
i
), a set of transitionsH = ft
0
; t
1
; : : : ; t
m
g
 T
i
is called an exclusion set if there exists a sequence of the transitions such that
each adjacent pair of transitions has a common input place.
From the above definition, we can observe that a choice set is a special case of
an exclusion set, an exclusion set is always connected, and two or more exclusion
sets are disjoint. Intuitively, an exclusion set represents all possible choices of
dependent computation (behavior) at a particular system state (CTPN marking).
Thus, in our scheduling algorithm to be presented later in this Section, we enforce
the fact that an exclusion set should be either completely enabled or completely
disabled at a marking before we accept the marking as a feasible state for the system
schedule. Partial enabling of an exclusion set will eventually result in a partial
system schedule.
Now, we introduce the notions of source transitions and independent tasks. A
transition t is called a source transition if (p; t) = ; for all places p 2 P , that is,
it has no input place. Physically, a source transition represents an uncontrollable
input event from the environment. Two source transitions are said to be depen-
dent if they synchronize at some common reachable transition, where a transition t
is said to be reachable from another transition t0 if there exists a sequence of valid
transition firings from the firing of t to the enabling of t0. A set of source transitions
is defined as maximal if it consists of all source transitions that are inter-dependent
and there is no other source transition in a CTPN that is dependent on any transition
in that set. For example, in Figure 1, source transitions t
0
and t
1
are dependent be-
cause their corresponding computation runs eventually synchronize at t
3
. Further,
a set of transitions constitute an independent task if they are all reachable from
some maximal set of dependent source transitions. In Figure 1, the whole CTPN
constitutes one single independent task.
Given the above basic definitions and concepts on the CTPN model, we will
now formally present our synthesis algorithm. As introduced in Section 1 and for-
mulated in Definition 3.3, there are two objectives for an RTES synthesis algorithm,
namely bounded memory execution and satisfaction of real-time constraints. The
algorithm proposed here gives an integrated solution to the two issues, in the form
of a Time-Memory Scheduling strategy.
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Given a set of CTPNs S = fA
i
j A
i
= (P
i
; T
i
; C; 
i
;M
0i
; 
i
); i = 1; 2; : : : ; ng,
a maximum bound on memory 
max
, a set of periods E = f
i
j 
i
2 N ; i =
1; 2; : : : ; ng, where 
i
is the period of A
i
, a set of deadlines D = fd
i
j d
i
2 N ; i =
1; 2; : : : ; ng, where d
i
is the deadline of A
i
, a software code is generated after the
following two phases: Time-Memory Scheduling (TMS) and Code Generation.
3.3.1 Time-Memory Scheduling
In Time-Memory Scheduling (TMS), valid software schedules are generated for a
real-time embedded system by creating a process for each independent task, which
consists of one or more dependent source transitions. Each process is a sequen-
tial schedule generated by creating a reachability tree with markings as nodes and
valid transition firings as edges. Several factors are considered when creating a
reachability tree such as the bound on maximum memory available, the period of
the CTPN in which an independent task belongs, and the corresponding deadline.
Each task can be assigned a priority such as execution frequency, thus we do not
allow preemption of a task while it is executing. This ensures that transition firing
intervals are obeyed according to the sequential schedule of a process.
The details of our proposed TMS algorithm is given in Table 1. The given set
of CTPNs is first partitioned into independent tasks, as defined earlier (Step 1).
Each independent task is contained within a CTPN, whereas a CTPN may consists
of more than one independent task. Then, a reachability tree is generated for each
independent task by starting with the initial marking as the root node. Here, the
root node is in fact a projection of the CTPN initial marking onto the independent
task (Steps 2, 3, 4). Each node of the reachability tree represents a marking of
the independent task and each tree edge represents the valid firing of an enabled
transition. First, child nodes (1-step successor markings) are generated for the root
node (Spawn Child() in Step 6). Second, one of the child nodes of the root is
selected for traversal, where selection is based on an evaluation of memory and
time usages (Select Child() in Step 7), as described later. Lastly, a reachability
tree is generated iteratively (Steps 8–28) until either the root node is marked and
thus code can be generated (Gen TMS Code() in Step 9) or all nodes have been
deleted (Step 8) and thus no feasible schedule exists.
In the generation of a reachability tree, a marked node indicates that starting
from the marking represented by that node, there is a valid schedule. For each
current node (CNode) under consideration, either it is a complete schedule or not
(Step 24). If it is, then it is simply marked (Step 25) and its parent considered
as the current node (Step 26). If it is not a complete schedule, then a child node is
created (Spawn Child() in Step 27) for each of its 1-step successor marking, which
satisfies all constraints including:
 Transition Deadline:  (M 0)  (M)+ 

(t)  

(t), where it is assumed that t
is a transition which is enabled starting from markingM , represented by CNode,
at the time-stamp  (M), and t is continuously enabled until another markingM 0
with time-stamp  (M 0) is reached,
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Table 1
Time-Memory Scheduling Algorithm
TM Schedule(S; 
max
; E;D)
S = fA
i
j A
i
= (P
i
; T
i
; C; 
i
;M
0i
; 
i
); i = 1; 2; : : : ; ng;
integer 
max
; // maximum memory
E = f
i
j 
i
2 N ; i = 1; 2; : : : ; ng; // periods
D = fd
i
j d
i
2 N ; i = 1; 2; : : : ; ng; // deadlines
f
T = Independent Tasks(S); (1)
for each task 2 T f // assume task 2 A
i
, for some i 2 f1; : : : ; ng (2)
RTree = Create New Reach Tree(t); (3)
RTree.root = Project Marking(M
0i
; t); (4)
CNode = RTree.root; // CNode: Current Node (5)
Spawn Child(CNode, 
max
, 
i
, d
i
); (6)
CNode = Select Child(CNode); (7)
while (RTree.size != 0) f (8)
if(CNode==RTree.root && CNode.HasChild
&& CNode.AllChildMarked) Gen TMS Code(RTree); (9)
if(CNode.Spawned) f (10)
if(CNode.HasChild) f (11)
Delete Incomplete ExSet(CNode); (12)
if(Marked(CNode.HasCompleteExSet)) f (13)
Delete Other Child(CNode); (14)
Mark(CNode); (15)
CNode = CNode.Parent; g (16)
else if(Marked(CNode.HasNonExSet)) f (17)
Delete Other Child(CNode); (18)
Mark(CNode); (19)
CNode = CNode.Parent; g (20)
else CNode = Select Child(CNode); g (21)
else f Delete(CNode); (22)
CNode = CNode.Parent; g g (23)
else f if(CNode.Is Complete Schedule) f (24)
Mark(CNode); (25)
CNode = CNode.Parent; g (26)
else Spawn Child(CNode, 
max
, 
i
, d
i
); (27)
gggg
 CTPN Deadline:  (M 0) + 

(t)  d
i
, where d
i
is the deadline of the CTPN to
which the current task belongs.
 Memory Usage: (M 00)  
max
, whereM 00 is a new marking reached after firing
t from M 0.
If CNode has some child (Step 11), then all child nodes that represent markings
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of incomplete exclusion sets are deleted (Step 12). The intuition here is that a partial
enabling of an exclusion set will eventually lead to a partial schedule, which is not
acceptable. If there is some child node with a complete exclusion set and is also
marked (Step 13), then all other child nodes are deleted (Step 14), CNode is marked
(Step 15) and its parent considered as the current node (Step 16). The same is done
for a single marked child node that does not belong to any exclusion set (Steps 17–
20). If there is no marked child node, then one of the child nodes is selected as the
current node (Select Child() in Step 21). If no child can be generated for CNode,
then it is deleted (Step 22) and its parent considered as the current node (Step 23).
For the selection of a child node (Select Child()) as a feasible next marking in
the reachability tree schedule, TMS algorithm adopts the Earliest Deadline First
(EDF) approach, that is, among all the possible markings, the marking with the
earliest deadline is chosen as the next marking in the generated schedule. If two
or more markings have equal earliest deadlines, then the marking with the largest
execution time is chosen. If two or more markings have equal earliest deadlines as
well as equal execution times, then the one with the least memory usage is chosen.
Here, the satisfaction of timing constraints is given preference over that of memory
constraints because time accumulates over a computation run, whereas memory
usage is the maximum of memory usages of all markings in a computation run.
After applying the above method, a reachability tree is created for each inde-
pendent task. These tasks can then be scheduled according to their priorities in a
non-preemptive manner.
During scheduling, an estimation of memory usage is made for each new mark-
ing and the satisfaction of memory bound is checked by observing if the estimated
memory space does not exceed the bound. Memory space used by a program can
be classified functionally into the following:
 Global Memory: Global variables and data reside in global memory and their
life-span is the entire duration of program execution. This space is assumed to
be allocated at the very beginning of program execution, thus it is of constant
size and can be determined statically. This constant space size must be added to
each estimation of memory space.
 Local Memory: Local variables used by the user-given code for a transition reside
in local memory. This space size differs for each transition and must be estimated
a priori through code analysis. The maximum size of local memory spaces used
by all transitions, whose firings result in a marking, must be added to the memory
size estimate.
 Buffer Memory: Intermediate variables or data that are passed from the code of
one transition to that of another reside in buffer memory. Since CTPNs have
colored tokens with colors from the set C, if the amount of memory occupied
by some color c in C is denoted as 
C
(c), we can estimate the amount of buffer
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Table 2
Code Generation Algorithm
Gen TMS Code(RTree Set)
RTree Set: set of reachability trees
f
for each RTree in RTree Set f (1)
ProcessCode = Extract(RTree.root); (2)
Output(ProcessCode); (3)
g
Gen Main(); (4)
g
memory used by a marking M = hNC
1
; : : : ; NC
jP j
i as follows:

B
(M) =
X
1ijP j
0
@
X
(n;c)2NC
i
(n 
C
(c))
1
A(1)
It is assumed here that garbage collection of released memory space is either
performed by each transition (upon consumption of input colored tokens), or by
the system such as the Java Virtual Machine.
The maximum amount of memory space used by a program code can be estimated
as follows:
(S) = max
R2S


G
(R) + max
M2R
h
max
t!M
(
L
(t)) + 
B
(M)
i

(2)
where 
G
(R) is the global memory size for an independent task that is scheduled
using the reachability tree R, max
t!M
(
L
(t)) is the maximum amount of local
memory space 
L
() used by transitions t whose firings result in the marking M ,
and 
B
(M) is as defined in Equation (1).
3.3.2 Code Generation
After time-memory scheduling, the set of schedules (reachability trees) obtained
from the set of CTPNs are mapped into software programs by a code generation
procedure Gen TMS Code() as shown in Table 2. A real-time process is created
for each independent task (reachability tree) in the system (Steps 1–3). This method
of code generation minimizes the number of tasks in a system because the degree of
concurrency in a system is equal to the number of independently firing transitions
[20], which is the same as the number of independent tasks.
In the code generation algorithm (Table 2), an Extract() procedure is used to
recursively extract code for a reachability tree starting from its root node. The
details of the procedure are given in Table 3. If the current node CNode is a leaf
node (Step 1), the corresponding user-given code for that node is extracted and
concatenated to the Code variable, representing the final code for that process (Step
2). One more return; statement is appended because the leaf node represents the
end of a schedule (Step 3). For a single-child node (Step 4), the corresponding user-
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Table 3
Extract Code Procedure
Extract(CNode)
CNode: a node in a reachability tree
f
if (CNode is leaf) f (1)
Code += getCode(CNode); (2)
Code += “return;”; (3)
g
else if (Nchild(CNode) == 1) f (4)
Code += getCode(CNode); (5)
Extract(CNode.child); (6)
g
else f
Code += getBranchCode(CNode); (7)
for each child node CNode.c
i
(8)
Extract(CNode.c
i
); (9)
g
return(Code); (10)
g
given code for that node is extracted (Step 5) and Extract() is called recursively
with the only child node of CNode (Step 6). For a node with more than one child,
a branching construct is created and code is extracted for each child recursively
(Steps 7–9).
3.3.3 Implementation
The proposed TMS algorithm and code generation procedures were implemented
in the Java programming language which generates C code. Due to the portability
of Java, our small synthesis program can be installed in different kinds of embedded
systems and prototypes so that users can dynamically change features of embedded
application software according to their needs. The reasoning for generating C code
is because it is more efficient than Java and equally portable on most machines.
An example on an ATM server will be given in the next Section, whose code was
synthesized and generated by executing our synthesis program.
4 ATM Virtual Private Network Server Example
To illustrate the feasibility and advantages of our real-time embedded software syn-
thesis method, we have applied it to a real-world system: an ATM Server for Virtual
Private Networks (VPN) [6]. An ATM server resides in ATM switching nodes inter-
connecting LANs via an ATM backbone. An ATM server temporarily stores input
cells from Virtual Channel Connections (VCCs) and forwards them to Virtual Path
Connections (VPCs) according to cell header information and internal state tables
of VCCs. A VPC is a group of statistically multiplexed VCCs that share a fixed
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Discarding
Cell ExtractCounter
Weighted Fair
Queuing Scheduling
VCC cell
TICK
INSERT
POP
CID / PTI
PUSH
Fig. 2. ATM Virtual Private Network Server
amount of bandwidth. The functionalities of an ATM server are shown in Figure 2,
where CID and PTI are interrupts that carry header information and occur at irreg-
ular times when a non-empty cell enters the server, TICK is a periodic event that,
after N occurrences, enables the algorithm (Cell Extract) that chooses the next cell
to be emitted [21]. According to the specification, CID/PTI and TICK do not have
a fixed sampling rate ratio and are thus independently fireable. We thus have two
independent tasks for scheduling (reachability tree construction) and code genera-
tion.
Further, there are two algorithms in the ATM server as follows:
 A Message Selective Discarding (MSD) algorithm that avoids buffer overflow
by discarding selected incoming cells. Indiscriminate loss of cells is prevented
by using a threshold mechanism to preserve the integrity of messages (groups of
cells).
 A Weighted Fair Queuing (WFQ) scheduling algorithm that assigns to every
queue a fixed portion of the bandwidth of the output link. Each incoming cell
is assigned a time-stamp at which it must be emitted, so that each connection is
guaranteed not to exceed its bandwidth.
A colored time Petri net model is given in Figure 3, which models the MSD
algorithm. There are totally 24 places and 27 transitions in the model. It is a
modified version of that found in [21]. Our model is a more compact one.
As illustrated in Figure 3, the MSD algorithm starts executing whenever it re-
ceives both interrupts CID and PTI (synchronized at t1). It first checks the state of
the VCC of the incoming cell and the logic queue where the cell is to be forwarded,
from the internal tables (READ STATE VCC and READ OUT QUID). Then, the
incoming cell is processed according to the VCC state. At place p9, the value of
variable st indicates the state of a VCC, which may be either of the following:
 IDLE (st = 0): Here, the queue length is compared with the buffer threshold (in
state p20). If the queue length is smaller than the threshold (t11), the cell is for-
warded into the queue (PUSH), WFQ scheduling is called if the queue is empty
(SCHEDULE WFQ), and VCC state is updated to ACCEPT (UPDATE STATE
ACC). If the queue length is larger than the threshold, then it is discarded (UP-
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Fig. 3. Message Selective Discarding algorithm in ATM VPN Server
DATE STATE REJ).
 ACCEPT (st = 1): The queue length is compared with the maximum queue
size (in state p19). If the queue is not full (t10), the cell is pushed into the
buffer (PUSH) and WFQ scheduling is called if the queue is empty (SCHED-
ULE WFQ). If the queue is full (t9), the cell is discarded (t12).
 REJECT (st = 2): No further action is taken and the cell is discarded.
For any state of the VCC of the incoming cell, the MSD algorithm checks the
value of the last bit of the PTI field in the header. If the bit is one, the cell is an end-
message cell and the state of the VCC is updated to IDLE (UPDATE STATE INIT),
otherwise no action is taken (t6).
Further, the execution time and the memory used by the output data of each
transition in the CTPN model of the MSD algorithm were specified as shown in
Table 4, where transitions are grouped according to type.
On applying our proposed time-memory scheduling algorithm (Table 1), to the
given CTPN model of MSD algorithm in Figure 3, we obtain a reachability tree
as illustrated in Figure 4. There are totally 49 nodes (reachable markings) and 14
different computation runs, which are listed in Table 5. The estimates for execution
time and memory usage for each computation run are also given. The maximum of
those estimates are reported as system execution time (66 instructions) and memory
usage (12 bytes).
Upon execution of transition t11, there are tokens in places p21, p22, and p23,
which concurrently enables transitions PUSH, UPDATE STATE ACC, and t12 or
COMPUTE OUT TIME. During time-memory scheduling, we have a choice here
to select one of the child nodes as the next marking. As described in Section 3.3.1,
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Table 4
Transition Execution Time and Memory Space Size in MSD algorithm
Transition Type Transitions Time Mem
Interrupt Handling MSD, CID, PTI 1 4
Memory Read READ STATE VCC, READ OUT QUID,
READ MAX QLENGTH,
CHECK QLENGTH, READ THRESHOLD
3 4
Memory Write UPDATE STATE INIT,
UPDATE STATE REJ,
UPDATE STATE ACC
6 4
Synchronization t1, t2, t7, t8 1 4
Push Queue PUSH 9 8
Event Triggers t3, t4, t5, t9, t10, t11 1 4
Sink (No-Op) t6, t12 1 4
Computation COMPUTE OUT TIME 10 8
Scheduling SCHEDULE WFQ 15 8
Time is in number of instructions, Memory (Mem) is in number of bytes
we use earliest deadline first (EDF) as our selection policy. Here, the deadlines
are, respectively, 9, 15, 16, and 25. Thus, that is also the order in which they are
selected as next markings, as can be seen from Figure 4 and Table 5.
Software code was then generated for the MSD algorithm in the ATM VPN
server using our code generation procedure. Since the code is a straightforward
mapping of the reachability tree to a C procedure, we have omitted it here. Branch-
ing constructs such as if-then-else or switch-case are inserted at branching nodes of
the tree. Nodes are then replaced by actual user-given codes. Since our focus was
on the MSD algorithm, we have abstracted the cell extraction and WFQ scheduling
procedures as single transitions.
5 Conclusion and Future Work
A formal automatic method for the synthesis of Real-Time Embedded Software
(RTES) was proposed, including a time-memory scheduling algorithm and a code
generation procedure. The resulting program code not only satisfied all user spec-
ified real-time and memory constraints, but also consisted of a minimum number
of scheduled tasks, which minimized both memory usage and execution time. The
proposed method was applied to a real-world ATM Virtual Private Network exam-
ple to illustrate its feasibility and advantages. A qualitative comparison to previous
work shows that: (1) we removed model restrictions (such as free-choice) thus al-
lowing the synthesis of a larger domain of systems, (2) we allowed the explicit
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Fig. 4. Reachability Tree for MSD algorithm in ATM-VPN Server
specification of timings in the model thus allowing the synthesis of real-time em-
bedded software, (3) we made an explicit estimation of memory usages throughout
our scheduling procedure thus ensuring that there is never a buffer overflow in em-
bedded systems, and (4) we proposed a time-memory scheduling algorithm and
implemented it in the Java programming language, which could generate portable
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Table 5
Computation Runs and Time-Memory Estimates for MSD in ATM-VPN
Computation Run Time Mem
hMSD, CID, PTI, t1, READ STATE VCC, READ OUT QUID, t2, t3, t6i 13 8
hMSD, CID, PTI, t1, READ STATE VCC, READ OUT QUID, t2, t3, UPDATE STATE INITi 18 8
hMSD, CID, PTI, t1, READ STATE VCC, READ OUT QUID, t2, t4,
READ MAX QLENGTH, CHECK QLENGTH1, t7, t6, t9i
21 12
hMSD, CID, PTI, t1, READ STATE VCC, READ OUT QUID, t2, t4,
READ MAX QLENGTH, CHECK QLENGTH1, t7, t6, t10, PUSH, t12i
31 12
hMSD, CID, PTI, t1, READ STATE VCC, READ OUT QUID, t2, t4, READ MAX QLENGTH,
CHECK QLENGTH1, t7, t6, t10, PUSH, COMPUTE OUT TIME, *SCHEDULE WFQi
55 12
hMSD, CID, PTI, t1, READ STATE VCC, READ OUT QUID, t2, t4, READ MAX QLENGTH,
CHECK QLENGTH1, t7, UPDATE STATE INIT, t9i
26 12
hMSD, CID, PTI, t1, READ STATE VCC, READ OUT QUID, t2, t4, READ MAX QLENGTH,
CHECK QLENGTH1, t7, UPDATE STATE INIT, t10, PUSH, t12i
36 12
hMSD, CID, PTI, t1, READ STATE VCC, READ OUT QUID, t2, t4, READ MAX QLENGTH,
CHECK QLENGTH1, t7, UPDATE STATE INIT, t10, PUSH, COMPUTE OUT TIME,
*SCHEDULE WFQi
60 12
hMSD, CID, PTI, t1, READ STATE VCC, READ OUT QUID, t2, t5, READ THRESHOLD,
CHECK QLENGTH2, t8, t6, UPDATE STATE REJi
26 12
hMSD, CID, PTI, t1, READ STATE VCC, READ OUT QUID, t2, t5, READ THRESHOLD,
CHECK QLENGTH2, t8, t6, t11, PUSH, UPDATE STATE ACC, t12i
37 12
hMSD, CID, PTI, t1, READ STATE VCC, READ OUT QUID, t2, t5, READ THRESHOLD,
CHECK QLENGTH2, t8, t6, t11, PUSH, UPDATE STATE ACC, COMPUTE OUT TIME,
*SCHEDULE WFQi
61 12
hMSD, CID, PTI, t1, READ STATE VCC, READ OUT QUID, t2, t5, READ THRESHOLD,
CHECK QLENGTH2, t8, UPDATE STATE INIT, UPDATE STATE REJi
31 12
hMSD, CID, PTI, t1, READ STATE VCC, READ OUT QUID, t2, t5, READ THRESHOLD,
CHECK QLENGTH2, t8, UPDATE STATE INIT, t11, PUSH, UPDATE STATE ACC, t12i
42 12
hMSD, CID, PTI, t1, READ STATE VCC, READ OUT QUID, t2, t5, READ THRESHOLD,
CHECK QLENGTH2, t8, UPDATE STATE INIT, t11, PUSH, UPDATE STATE ACC, COM-
PUTE OUT TIME, *SCHEDULE WFQi
66 12
Time is in number of instructions, Memory (Mem) is in number of bytes
C code.
Future work consists of installing our small synthesis program into a prototyp-
ing platform for on-the-fly synthesis and code-generation of real-time embedded
software. Future research directions include the development of methods for au-
tomatic code generation and code modifications based on the frequently changing
dynamic needs of users, such as web computations.
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